Freeform Search Page 1 of 2

Freeform Search

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins				
Term:				
Display: 20 Documents in <u>Display Format</u> : - Starting with Number 1				
Generate: O Hit List O Hit Count O Side by Side O Image				
Seench Clear Interrupt				
Search History				

DATE: Friday, May 26, 2006 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	<u>Set</u> <u>Name</u> result set	
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ				
<u>L27</u>	pixel\$1 same first adj refresh rate same second adj refresh adj rate	4	<u>L27</u>	
<u>L26</u>	L25 and @py<=2003	17	<u>L26</u>	
<u>L25</u>	(display adj element\$1 or pixel\$1) same (first or second) adj refresh adj rate\$1	35	<u>L25</u>	
<u>L24</u>	activating adj (display adj element\$1 or pixel\$1) same different adj rate\$1	0	<u>L24</u>	
<u>L23</u>	activating adj (display adj element\$1 or pixel\$1) at different adj rate\$1	0	<u>L23</u>	
L22	logic adj gate same row adj input same column adj input	1	<u>L22</u>	
<u>L21</u>	latch\$6 same row adj input same column adj input	25	<u>L21</u>	
<u>L20</u>	L3 addressable adj latch\$1 same signal\$1	0	<u>L20</u>	
<u>L19</u>	L3 addressable adj latch\$1 same input\$6	0	<u>L19</u>	
<u>L18</u>	L3 addressable adj latch\$1 and row same column	0	<u>L18</u>	
<u>L17</u>	L3 addressable adj latch\$1 same row same column	0	<u>L17</u>	
<u>L16</u>	L3 addessable adj latch\$1 same row same column	. 0	<u>L16</u>	
<u>L15</u>	L14 and @py<=2003	28	<u>L15</u>	
<u>L14</u>	13 and row same column same input	30	<u>L14</u>	

Page 2 of 2 Freeform Search 65 <u>L13</u> L13 13 and row same column 0 L12 L12 13 and row adj addess same column address <u>L11</u> L11 13 and row adj addess same column address same input 0. 19 and logic adj gate adj control\$6 adj switch\$6 same (transistor or TFT or . 2 L10 <u>L10</u> thin adj film adj transistor) 22 <u>L9</u> L8 and @py<=2003 <u>L9</u> 23 <u>L8</u> 17 and logic adj gate adj control\$6 adj switch\$6 <u>L8</u> 3519 <u>L7</u> <u>L7</u> logic adj gate same switch same control\$6 <u>L6</u> 15 and addressable adj latch\$6 near4 pixel\$1 0 <u>L6</u> **L5** <u>L5</u> L4 and @py<=2003 20 <u>L4</u> addressable adj latch\$6 and pixel\$1 23 <u>L4</u> <u>L3</u> L3 addressable adj latch\$6 449 addressable adj letch\$6 same pixel\$1 <u>L2</u> <u>L2</u> 0 (display adj element\$1 or pixels) same addressble adj latch <u>L1</u> <u>L1</u> 0

END OF SEARCH HISTORY